

<b>INFORMATION DISCLOSURE STATEMENT BY APPLICANTS PTO-1449</b>	Attorney Docket No. 2885/93	Serial No. 10/523,764
	Applicant(s) VORBACH et al.	
	Filing Date August 2, 2005	Group Art Unit 2161

**U.S. PATENT DOCUMENTS**

EXAMINER'S INITIALS	PATENT/ PUBLICATION NUMBER	PATENT/PUBLICATION DATE	NAME	CLASS	SUBCLASS	FILING DATE
	4,571,736	February 18, 1986	Agrawal et al.			
	4,686,386	August 11, 1987	Tadao			
	4,959,781	September 25, 1990	Rubenstein et al.			
	5,408,643	April 18, 1995	Katayose			
	5,477,525	December 19, 1995	Masanobu Okabe			
	5,706,482	January 1998	Matsushima et al.			
	5,745,734	April 28, 1998	Craft et al.			
	5,815,726	September 29, 1998	Cliff			
	5,860,119	January 12, 1999	Dockser			
	6,055,619	April 25, 2000	North et al.			
	6,076,157	June 13, 2000	Borkenhagen et al.			
	6,188,650	February 13, 2001	Hamada et al.			
	6,247,147	June 12, 2001	Beenstra et al.			
	6,426,649	July 30, 2002	Fu et al.			
	6,483,343	November 19, 2002	Faith et al.			
	6,507,898	January 14, 2003	Gibson et al.			
	6,538,470	March 25, 2003	Langhammer et al.			
	6,665,758	December 16, 2003	Frazier et al.			
	6,748,440	June 8, 2004	Lisitsa et al.			
	7,043,416	May 9, 2006	Lin			
	7,346,644	March 18, 2008	Langhammer et al.			
	2004/0078548	April 22, 2004	Claydon et al.			
	2009/0085603	April 2, 2009	Paul et al.			

**FOREIGN PATENT DOCUMENTS**

EXAMINER'S INITIALS	DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION	
						YES	NO
	NONE						

**OTHER DOCUMENTS**

EXAMINER'S INITIALS	AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.
	Chaudhry, G.M. et al., "Separated caches and buses for multiprocessor system," Circuits and Systems, 1993; Proceedings of the 36 <sup>th</sup> Midwest Symposium on Detroit, MI, USA, 16-18 August 1993, New York, NY IEEE, 16 August 1993, Pages 1113-1116, XP010119918 ISBN: 0-7803-1760-2.

<b>INFORMATION DISCLOSURE STATEMENT BY APPLICANTS PTO-1449</b>	Attorney Docket No. 2885/93	Serial No. 10/523,764
	Applicant(s) VORBACH et al.	
	Filing Date August 2, 2005	Group Art Unit 2161

EXAMINER'S INITIALS	AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.
	Culler, D.E; Singh, J.P., "Parallel Computer Architecture," Pages 434-437, 1999, Morgan Kaufmann, San Francisco, CA USA, XP002477559.
	Jantsch, Axel et al., "Hardware/Software Partitioning and Minimizing Memory Interface Traffic," Electronic System Design Laboratory, Royal Institute of Technology, ESDLab, Electrum 229, S-16440 Kista, Sweden (April 1994), pp. 226-231.
	Lange, H. et al., "Memory access schemes for configurable processors," Field-Programmable Logic and Applications, International Workshop, FPL, 27 August 2000, pages 615-625, XP02283963.
	Lee, Ming-Hau et al., "Designs and Implementation of the MorphoSys Reconfigurable Computing Processors," The Journal of VLSI Signal Processing, Kluwer Academic Publishers, BO, Vol. 24, No. 2-3, 2 March 2000, pp. 1-29.
	Mei, Bingfeng et al., "Adres: An Architecture with Tightly Coupled VLIW Processor and Coarse-Grained Reconfigurable Matrix," Proc. <i>Field-Programmable Logic and Applications</i> (FPL 03), Springer, 2003, pp. 61-70.

EXAMINER	DATE CONSIDERED
EXAMINER: Initial if citation considered, whether or not citation is in conformance with M.P.E.P. 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.	